Enum cranelift_codegen::isa::aarch64::inst::Inst

source · 
pub enum Inst {

Show 135 variants    Nop0,
    Nop4,
    AluRRR {
        alu_op: ALUOp,
        size: OperandSize,
        rd: Writable<Reg>,
        rn: Reg,
        rm: Reg,
    },
    AluRRRR {
        alu_op: ALUOp3,
        size: OperandSize,
        rd: Writable<Reg>,
        rn: Reg,
        rm: Reg,
        ra: Reg,
    },
    AluRRImm12 {
        alu_op: ALUOp,
        size: OperandSize,
        rd: Writable<Reg>,
        rn: Reg,
        imm12: Imm12,
    },
    AluRRImmLogic {
        alu_op: ALUOp,
        size: OperandSize,
        rd: Writable<Reg>,
        rn: Reg,
        imml: ImmLogic,
    },
    AluRRImmShift {
        alu_op: ALUOp,
        size: OperandSize,
        rd: Writable<Reg>,
        rn: Reg,
        immshift: ImmShift,
    },
    AluRRRShift {
        alu_op: ALUOp,
        size: OperandSize,
        rd: Writable<Reg>,
        rn: Reg,
        rm: Reg,
        shiftop: ShiftOpAndAmt,
    },
    AluRRRExtend {
        alu_op: ALUOp,
        size: OperandSize,
        rd: Writable<Reg>,
        rn: Reg,
        rm: Reg,
        extendop: ExtendOp,
    },
    BitRR {
        op: BitOp,
        size: OperandSize,
        rd: Writable<Reg>,
        rn: Reg,
    },
    ULoad8 {
        rd: Writable<Reg>,
        mem: AMode,
        flags: MemFlags,
    },
    SLoad8 {
        rd: Writable<Reg>,
        mem: AMode,
        flags: MemFlags,
    },
    ULoad16 {
        rd: Writable<Reg>,
        mem: AMode,
        flags: MemFlags,
    },
    SLoad16 {
        rd: Writable<Reg>,
        mem: AMode,
        flags: MemFlags,
    },
    ULoad32 {
        rd: Writable<Reg>,
        mem: AMode,
        flags: MemFlags,
    },
    SLoad32 {
        rd: Writable<Reg>,
        mem: AMode,
        flags: MemFlags,
    },
    ULoad64 {
        rd: Writable<Reg>,
        mem: AMode,
        flags: MemFlags,
    },
    Store8 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    Store16 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    Store32 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    Store64 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    StoreP64 {
        rt: Reg,
        rt2: Reg,
        mem: PairAMode,
        flags: MemFlags,
    },
    LoadP64 {
        rt: Writable<Reg>,
        rt2: Writable<Reg>,
        mem: PairAMode,
        flags: MemFlags,
    },
    Mov {
        size: OperandSize,
        rd: Writable<Reg>,
        rm: Reg,
    },
    MovFromPReg {
        rd: Writable<Reg>,
        rm: PReg,
    },
    MovToPReg {
        rd: PReg,
        rm: Reg,
    },
    MovWide {
        op: MoveWideOp,
        rd: Writable<Reg>,
        imm: MoveWideConst,
        size: OperandSize,
    },
    MovK {
        rd: Writable<Reg>,
        rn: Reg,
        imm: MoveWideConst,
        size: OperandSize,
    },
    Extend {
        rd: Writable<Reg>,
        rn: Reg,
        signed: bool,
        from_bits: u8,
        to_bits: u8,
    },
    CSel {
        rd: Writable<Reg>,
        cond: Cond,
        rn: Reg,
        rm: Reg,
    },
    CSNeg {
        rd: Writable<Reg>,
        cond: Cond,
        rn: Reg,
        rm: Reg,
    },
    CSet {
        rd: Writable<Reg>,
        cond: Cond,
    },
    CSetm {
        rd: Writable<Reg>,
        cond: Cond,
    },
    CCmp {
        size: OperandSize,
        rn: Reg,
        rm: Reg,
        nzcv: NZCV,
        cond: Cond,
    },
    CCmpImm {
        size: OperandSize,
        rn: Reg,
        imm: UImm5,
        nzcv: NZCV,
        cond: Cond,
    },
    AtomicRMWLoop {
        ty: Type,
        op: AtomicRMWLoopOp,
        flags: MemFlags,
        addr: Reg,
        operand: Reg,
        oldval: Writable<Reg>,
        scratch1: Writable<Reg>,
        scratch2: Writable<Reg>,
    },
    AtomicCASLoop {
        ty: Type,
        flags: MemFlags,
        addr: Reg,
        expected: Reg,
        replacement: Reg,
        oldval: Writable<Reg>,
        scratch: Writable<Reg>,
    },
    AtomicRMW {
        op: AtomicRMWOp,
        rs: Reg,
        rt: Writable<Reg>,
        rn: Reg,
        ty: Type,
        flags: MemFlags,
    },
    AtomicCAS {
        rd: Writable<Reg>,
        rs: Reg,
        rt: Reg,
        rn: Reg,
        ty: Type,
        flags: MemFlags,
    },
    LoadAcquire {
        access_ty: Type,
        rt: Writable<Reg>,
        rn: Reg,
        flags: MemFlags,
    },
    StoreRelease {
        access_ty: Type,
        rt: Reg,
        rn: Reg,
        flags: MemFlags,
    },
    Fence,
    Csdb,
    FpuMove32 {
        rd: Writable<Reg>,
        rn: Reg,
    },
    FpuMove64 {
        rd: Writable<Reg>,
        rn: Reg,
    },
    FpuMove128 {
        rd: Writable<Reg>,
        rn: Reg,
    },
    FpuMoveFromVec {
        rd: Writable<Reg>,
        rn: Reg,
        idx: u8,
        size: VectorSize,
    },
    FpuExtend {
        rd: Writable<Reg>,
        rn: Reg,
        size: ScalarSize,
    },
    FpuRR {
        fpu_op: FPUOp1,
        size: ScalarSize,
        rd: Writable<Reg>,
        rn: Reg,
    },
    FpuRRR {
        fpu_op: FPUOp2,
        size: ScalarSize,
        rd: Writable<Reg>,
        rn: Reg,
        rm: Reg,
    },
    FpuRRI {
        fpu_op: FPUOpRI,
        rd: Writable<Reg>,
        rn: Reg,
    },
    FpuRRIMod {
        fpu_op: FPUOpRIMod,
        rd: Writable<Reg>,
        ri: Reg,
        rn: Reg,
    },
    FpuRRRR {
        fpu_op: FPUOp3,
        size: ScalarSize,
        rd: Writable<Reg>,
        rn: Reg,
        rm: Reg,
        ra: Reg,
    },
    FpuCmp {
        size: ScalarSize,
        rn: Reg,
        rm: Reg,
    },
    FpuLoad32 {
        rd: Writable<Reg>,
        mem: AMode,
        flags: MemFlags,
    },
    FpuStore32 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    FpuLoad64 {
        rd: Writable<Reg>,
        mem: AMode,
        flags: MemFlags,
    },
    FpuStore64 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    FpuLoad128 {
        rd: Writable<Reg>,
        mem: AMode,
        flags: MemFlags,
    },
    FpuStore128 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    FpuLoadP64 {
        rt: Writable<Reg>,
        rt2: Writable<Reg>,
        mem: PairAMode,
        flags: MemFlags,
    },
    FpuStoreP64 {
        rt: Reg,
        rt2: Reg,
        mem: PairAMode,
        flags: MemFlags,
    },
    FpuLoadP128 {
        rt: Writable<Reg>,
        rt2: Writable<Reg>,
        mem: PairAMode,
        flags: MemFlags,
    },
    FpuStoreP128 {
        rt: Reg,
        rt2: Reg,
        mem: PairAMode,
        flags: MemFlags,
    },
    FpuToInt {
        op: FpuToIntOp,
        rd: Writable<Reg>,
        rn: Reg,
    },
    IntToFpu {
        op: IntToFpuOp,
        rd: Writable<Reg>,
        rn: Reg,
    },
    FpuCSel32 {
        rd: Writable<Reg>,
        rn: Reg,
        rm: Reg,
        cond: Cond,
    },
    FpuCSel64 {
        rd: Writable<Reg>,
        rn: Reg,
        rm: Reg,
        cond: Cond,
    },
    FpuRound {
        op: FpuRoundMode,
        rd: Writable<Reg>,
        rn: Reg,
    },
    MovToFpu {
        rd: Writable<Reg>,
        rn: Reg,
        size: ScalarSize,
    },
    FpuMoveFPImm {
        rd: Writable<Reg>,
        imm: ASIMDFPModImm,
        size: ScalarSize,
    },
    MovToVec {
        rd: Writable<Reg>,
        ri: Reg,
        rn: Reg,
        idx: u8,
        size: VectorSize,
    },
    MovFromVec {
        rd: Writable<Reg>,
        rn: Reg,
        idx: u8,
        size: ScalarSize,
    },
    MovFromVecSigned {
        rd: Writable<Reg>,
        rn: Reg,
        idx: u8,
        size: VectorSize,
        scalar_size: OperandSize,
    },
    VecDup {
        rd: Writable<Reg>,
        rn: Reg,
        size: VectorSize,
    },
    VecDupFromFpu {
        rd: Writable<Reg>,
        rn: Reg,
        size: VectorSize,
        lane: u8,
    },
    VecDupFPImm {
        rd: Writable<Reg>,
        imm: ASIMDFPModImm,
        size: VectorSize,
    },
    VecDupImm {
        rd: Writable<Reg>,
        imm: ASIMDMovModImm,
        invert: bool,
        size: VectorSize,
    },
    VecExtend {
        t: VecExtendOp,
        rd: Writable<Reg>,
        rn: Reg,
        high_half: bool,
        lane_size: ScalarSize,
    },
    VecMovElement {
        rd: Writable<Reg>,
        ri: Reg,
        rn: Reg,
        dest_idx: u8,
        src_idx: u8,
        size: VectorSize,
    },
    VecRRLong {
        op: VecRRLongOp,
        rd: Writable<Reg>,
        rn: Reg,
        high_half: bool,
    },
    VecRRNarrowLow {
        op: VecRRNarrowOp,
        rd: Writable<Reg>,
        rn: Reg,
        lane_size: ScalarSize,
    },
    VecRRNarrowHigh {
        op: VecRRNarrowOp,
        rd: Writable<Reg>,
        ri: Reg,
        rn: Reg,
        lane_size: ScalarSize,
    },
    VecRRPair {
        op: VecPairOp,
        rd: Writable<Reg>,
        rn: Reg,
    },
    VecRRRLong {
        alu_op: VecRRRLongOp,
        rd: Writable<Reg>,
        rn: Reg,
        rm: Reg,
        high_half: bool,
    },
    VecRRRLongMod {
        alu_op: VecRRRLongModOp,
        rd: Writable<Reg>,
        ri: Reg,
        rn: Reg,
        rm: Reg,
        high_half: bool,
    },
    VecRRPairLong {
        op: VecRRPairLongOp,
        rd: Writable<Reg>,
        rn: Reg,
    },
    VecRRR {
        alu_op: VecALUOp,
        rd: Writable<Reg>,
        rn: Reg,
        rm: Reg,
        size: VectorSize,
    },
    VecRRRMod {
        alu_op: VecALUModOp,
        rd: Writable<Reg>,
        ri: Reg,
        rn: Reg,
        rm: Reg,
        size: VectorSize,
    },
    VecFmlaElem {
        alu_op: VecALUModOp,
        rd: Writable<Reg>,
        ri: Reg,
        rn: Reg,
        rm: Reg,
        size: VectorSize,
        idx: u8,
    },
    VecMisc {
        op: VecMisc2,
        rd: Writable<Reg>,
        rn: Reg,
        size: VectorSize,
    },
    VecLanes {
        op: VecLanesOp,
        rd: Writable<Reg>,
        rn: Reg,
        size: VectorSize,
    },
    VecShiftImm {
        op: VecShiftImmOp,
        rd: Writable<Reg>,
        rn: Reg,
        size: VectorSize,
        imm: u8,
    },
    VecShiftImmMod {
        op: VecShiftImmModOp,
        rd: Writable<Reg>,
        ri: Reg,
        rn: Reg,
        size: VectorSize,
        imm: u8,
    },
    VecExtract {
        rd: Writable<Reg>,
        rn: Reg,
        rm: Reg,
        imm4: u8,
    },
    VecTbl {
        rd: Writable<Reg>,
        rn: Reg,
        rm: Reg,
    },
    VecTblExt {
        rd: Writable<Reg>,
        ri: Reg,
        rn: Reg,
        rm: Reg,
    },
    VecTbl2 {
        rd: Writable<Reg>,
        rn: Reg,
        rn2: Reg,
        rm: Reg,
    },
    VecTbl2Ext {
        rd: Writable<Reg>,
        ri: Reg,
        rn: Reg,
        rn2: Reg,
        rm: Reg,
    },
    VecLoadReplicate {
        rd: Writable<Reg>,
        rn: Reg,
        size: VectorSize,
        flags: MemFlags,
    },
    VecCSel {
        rd: Writable<Reg>,
        rn: Reg,
        rm: Reg,
        cond: Cond,
    },
    MovToNZCV {
        rn: Reg,
    },
    MovFromNZCV {
        rd: Writable<Reg>,
    },
    Call {
        info: Box<CallInfo>,
    },
    CallInd {
        info: Box<CallIndInfo>,
    },
    ReturnCall {
        callee: Box<ExternalName>,
        info: Box<ReturnCallInfo>,
    },
    ReturnCallInd {
        callee: Reg,
        info: Box<ReturnCallInfo>,
    },
    Args {
        args: Vec<ArgPair>,
    },
    Rets {
        rets: Vec<RetPair>,
    },
    Ret,
    AuthenticatedRet {
        key: APIKey,
        is_hint: bool,
    },
    Jump {
        dest: BranchTarget,
    },
    CondBr {
        taken: BranchTarget,
        not_taken: BranchTarget,
        kind: CondBrKind,
    },
    TestBitAndBranch {
        kind: TestBitAndBranchKind,
        taken: BranchTarget,
        not_taken: BranchTarget,
        rn: Reg,
        bit: u8,
    },
    TrapIf {
        kind: CondBrKind,
        trap_code: TrapCode,
    },
    IndirectBr {
        rn: Reg,
        targets: Vec<MachLabel>,
    },
    Brk,
    Udf {
        trap_code: TrapCode,
    },
    Adr {
        rd: Writable<Reg>,
        off: i32,
    },
    Adrp {
        rd: Writable<Reg>,
        off: i32,
    },
    Word4 {
        data: u32,
    },
    Word8 {
        data: u64,
    },
    JTSequence {
        default: MachLabel,
        targets: Box<Vec<MachLabel>>,
        ridx: Reg,
        rtmp1: Writable<Reg>,
        rtmp2: Writable<Reg>,
    },
    LoadExtName {
        rd: Writable<Reg>,
        name: Box<ExternalName>,
        offset: i64,
    },
    LoadAddr {
        rd: Writable<Reg>,
        mem: AMode,
    },
    Paci {
        key: APIKey,
    },
    Xpaclri,
    Bti {
        targets: BranchTargetType,
    },
    VirtualSPOffsetAdj {
        offset: i64,
    },
    EmitIsland {
        needed_space: CodeOffset,
    },
    ElfTlsGetAddr {
        symbol: Box<ExternalName>,
        rd: Writable<Reg>,
        tmp: Writable<Reg>,
    },
    MachOTlsGetAddr {
        symbol: ExternalName,
        rd: Writable<Reg>,
    },
    Unwind {
        inst: UnwindInst,
    },
    DummyUse {
        reg: Reg,
    },
    StackProbeLoop {
        start: Writable<Reg>,
        end: Reg,
        step: Imm12,
    },

}
Expand description

Internal type MInst: defined at src/isa/aarch64/inst.isle line 2.

Variants§

§

Nop0

§

Nop4

§

AluRRR

Fields

§alu_op: ALUOp
§size: OperandSize
§rd: Writable<Reg>
§rn: Reg
§rm: Reg
§

AluRRRR

Fields

§alu_op: ALUOp3
§size: OperandSize
§rd: Writable<Reg>
§rn: Reg
§rm: Reg
§ra: Reg
§

AluRRImm12

Fields

§alu_op: ALUOp
§size: OperandSize
§rd: Writable<Reg>
§rn: Reg
§imm12: Imm12
§

AluRRImmLogic

Fields

§alu_op: ALUOp
§size: OperandSize
§rd: Writable<Reg>
§rn: Reg
§imml: ImmLogic
§

AluRRImmShift

Fields

§alu_op: ALUOp
§size: OperandSize
§rd: Writable<Reg>
§rn: Reg
§immshift: ImmShift
§

AluRRRShift

Fields

§alu_op: ALUOp
§size: OperandSize
§rd: Writable<Reg>
§rn: Reg
§rm: Reg
§shiftop: ShiftOpAndAmt
§

AluRRRExtend

Fields

§alu_op: ALUOp
§size: OperandSize
§rd: Writable<Reg>
§rn: Reg
§rm: Reg
§extendop: ExtendOp
§

BitRR

Fields

§op: BitOp
§size: OperandSize
§rd: Writable<Reg>
§rn: Reg
§

ULoad8

Fields

§rd: Writable<Reg>
§mem: AMode
§flags: MemFlags
§

SLoad8

Fields

§rd: Writable<Reg>
§mem: AMode
§flags: MemFlags
§

ULoad16

Fields

§rd: Writable<Reg>
§mem: AMode
§flags: MemFlags
§

SLoad16

Fields

§rd: Writable<Reg>
§mem: AMode
§flags: MemFlags
§

ULoad32

Fields

§rd: Writable<Reg>
§mem: AMode
§flags: MemFlags
§

SLoad32

Fields

§rd: Writable<Reg>
§mem: AMode
§flags: MemFlags
§

ULoad64

Fields

§rd: Writable<Reg>
§mem: AMode
§flags: MemFlags
§

Store8

Fields

§rd: Reg
§mem: AMode
§flags: MemFlags
§

Store16

Fields

§rd: Reg
§mem: AMode
§flags: MemFlags
§

Store32

Fields

§rd: Reg
§mem: AMode
§flags: MemFlags
§

Store64

Fields

§rd: Reg
§mem: AMode
§flags: MemFlags
§

StoreP64

Fields

§rt: Reg
§rt2: Reg
§mem: PairAMode
§flags: MemFlags
§

LoadP64

§

Mov

Fields

§size: OperandSize
§rd: Writable<Reg>
§rm: Reg
§

MovFromPReg

Fields

§rd: Writable<Reg>
§rm: PReg
§

MovToPReg

Fields

§rd: PReg
§rm: Reg
§

MovWide

§

MovK

§

Extend

Fields

§rd: Writable<Reg>
§rn: Reg
§signed: bool
§from_bits: u8
§to_bits: u8
§

CSel

Fields

§rd: Writable<Reg>
§cond: Cond
§rn: Reg
§rm: Reg
§

CSNeg

Fields

§rd: Writable<Reg>
§cond: Cond
§rn: Reg
§rm: Reg
§

CSet

Fields

§rd: Writable<Reg>
§cond: Cond
§

CSetm

Fields

§rd: Writable<Reg>
§cond: Cond
§

CCmp

Fields

§size: OperandSize
§rn: Reg
§rm: Reg
§nzcv: NZCV
§cond: Cond
§

CCmpImm

Fields

§size: OperandSize
§rn: Reg
§imm: UImm5
§nzcv: NZCV
§cond: Cond
§

AtomicRMWLoop

Fields

§ty: Type
§op: AtomicRMWLoopOp
§flags: MemFlags
§addr: Reg
§operand: Reg
§oldval: Writable<Reg>
§scratch1: Writable<Reg>
§scratch2: Writable<Reg>
§

AtomicCASLoop

Fields

§ty: Type
§flags: MemFlags
§addr: Reg
§expected: Reg
§replacement: Reg
§oldval: Writable<Reg>
§scratch: Writable<Reg>
§

AtomicRMW

Fields

§op: AtomicRMWOp
§rs: Reg
§rt: Writable<Reg>
§rn: Reg
§ty: Type
§flags: MemFlags
§

AtomicCAS

Fields

§rd: Writable<Reg>
§rs: Reg
§rt: Reg
§rn: Reg
§ty: Type
§flags: MemFlags
§

LoadAcquire

Fields

§access_ty: Type
§rt: Writable<Reg>
§rn: Reg
§flags: MemFlags
§

StoreRelease

Fields

§access_ty: Type
§rt: Reg
§rn: Reg
§flags: MemFlags
§

Fence

§

Csdb

§

FpuMove32

Fields

§rd: Writable<Reg>
§rn: Reg
§

FpuMove64

Fields

§rd: Writable<Reg>
§rn: Reg
§

FpuMove128

Fields

§rd: Writable<Reg>
§rn: Reg
§

FpuMoveFromVec

Fields

§rd: Writable<Reg>
§rn: Reg
§idx: u8
§size: VectorSize
§

FpuExtend

Fields

§rd: Writable<Reg>
§rn: Reg
§size: ScalarSize
§

FpuRR

Fields

§fpu_op: FPUOp1
§size: ScalarSize
§rd: Writable<Reg>
§rn: Reg
§

FpuRRR

Fields

§fpu_op: FPUOp2
§size: ScalarSize
§rd: Writable<Reg>
§rn: Reg
§rm: Reg
§

FpuRRI

Fields

§fpu_op: FPUOpRI
§rd: Writable<Reg>
§rn: Reg
§

FpuRRIMod

Fields

§fpu_op: FPUOpRIMod
§rd: Writable<Reg>
§ri: Reg
§rn: Reg
§

FpuRRRR

Fields

§fpu_op: FPUOp3
§size: ScalarSize
§rd: Writable<Reg>
§rn: Reg
§rm: Reg
§ra: Reg
§

FpuCmp

Fields

§size: ScalarSize
§rn: Reg
§rm: Reg
§

FpuLoad32

Fields

§rd: Writable<Reg>
§mem: AMode
§flags: MemFlags
§

FpuStore32

Fields

§rd: Reg
§mem: AMode
§flags: MemFlags
§

FpuLoad64

Fields

§rd: Writable<Reg>
§mem: AMode
§flags: MemFlags
§

FpuStore64

Fields

§rd: Reg
§mem: AMode
§flags: MemFlags
§

FpuLoad128

Fields

§rd: Writable<Reg>
§mem: AMode
§flags: MemFlags
§

FpuStore128

Fields

§rd: Reg
§mem: AMode
§flags: MemFlags
§

FpuLoadP64

§

FpuStoreP64

Fields

§rt: Reg
§rt2: Reg
§mem: PairAMode
§flags: MemFlags
§

FpuLoadP128

§

FpuStoreP128

Fields

§rt: Reg
§rt2: Reg
§mem: PairAMode
§flags: MemFlags
§

FpuToInt

Fields

§op: FpuToIntOp
§rd: Writable<Reg>
§rn: Reg
§

IntToFpu

Fields

§op: IntToFpuOp
§rd: Writable<Reg>
§rn: Reg
§

FpuCSel32

Fields

§rd: Writable<Reg>
§rn: Reg
§rm: Reg
§cond: Cond
§

FpuCSel64

Fields

§rd: Writable<Reg>
§rn: Reg
§rm: Reg
§cond: Cond
§

FpuRound

§

MovToFpu

Fields

§rd: Writable<Reg>
§rn: Reg
§size: ScalarSize
§

FpuMoveFPImm

§

MovToVec

Fields

§rd: Writable<Reg>
§ri: Reg
§rn: Reg
§idx: u8
§size: VectorSize
§

MovFromVec

Fields

§rd: Writable<Reg>
§rn: Reg
§idx: u8
§size: ScalarSize
§

MovFromVecSigned

Fields

§rd: Writable<Reg>
§rn: Reg
§idx: u8
§size: VectorSize
§scalar_size: OperandSize
§

VecDup

Fields

§rd: Writable<Reg>
§rn: Reg
§size: VectorSize
§

VecDupFromFpu

Fields

§rd: Writable<Reg>
§rn: Reg
§size: VectorSize
§lane: u8
§

VecDupFPImm

§

VecDupImm

§

VecExtend

Fields

§t: VecExtendOp
§rd: Writable<Reg>
§rn: Reg
§high_half: bool
§lane_size: ScalarSize
§

VecMovElement

Fields

§rd: Writable<Reg>
§ri: Reg
§rn: Reg
§dest_idx: u8
§src_idx: u8
§size: VectorSize
§

VecRRLong

Fields

§op: VecRRLongOp
§rd: Writable<Reg>
§rn: Reg
§high_half: bool
§

VecRRNarrowLow

Fields

§op: VecRRNarrowOp
§rd: Writable<Reg>
§rn: Reg
§lane_size: ScalarSize
§

VecRRNarrowHigh

Fields

§op: VecRRNarrowOp
§rd: Writable<Reg>
§ri: Reg
§rn: Reg
§lane_size: ScalarSize
§

VecRRPair

Fields

§op: VecPairOp
§rd: Writable<Reg>
§rn: Reg
§

VecRRRLong

Fields

§alu_op: VecRRRLongOp
§rd: Writable<Reg>
§rn: Reg
§rm: Reg
§high_half: bool
§

VecRRRLongMod

Fields

§alu_op: VecRRRLongModOp
§rd: Writable<Reg>
§ri: Reg
§rn: Reg
§rm: Reg
§high_half: bool
§

VecRRPairLong

§

VecRRR

Fields

§alu_op: VecALUOp
§rd: Writable<Reg>
§rn: Reg
§rm: Reg
§size: VectorSize
§

VecRRRMod

Fields

§alu_op: VecALUModOp
§rd: Writable<Reg>
§ri: Reg
§rn: Reg
§rm: Reg
§size: VectorSize
§

VecFmlaElem

Fields

§alu_op: VecALUModOp
§rd: Writable<Reg>
§ri: Reg
§rn: Reg
§rm: Reg
§size: VectorSize
§idx: u8
§

VecMisc

§

VecLanes

§

VecShiftImm

§

VecShiftImmMod

§

VecExtract

Fields

§rd: Writable<Reg>
§rn: Reg
§rm: Reg
§imm4: u8
§

VecTbl

Fields

§rd: Writable<Reg>
§rn: Reg
§rm: Reg
§

VecTblExt

Fields

§rd: Writable<Reg>
§ri: Reg
§rn: Reg
§rm: Reg
§

VecTbl2

Fields

§rd: Writable<Reg>
§rn: Reg
§rn2: Reg
§rm: Reg
§

VecTbl2Ext

Fields

§rd: Writable<Reg>
§ri: Reg
§rn: Reg
§rn2: Reg
§rm: Reg
§

VecLoadReplicate

Fields

§rd: Writable<Reg>
§rn: Reg
§size: VectorSize
§flags: MemFlags
§

VecCSel

Fields

§rd: Writable<Reg>
§rn: Reg
§rm: Reg
§cond: Cond
§

MovToNZCV

Fields

§rn: Reg
§

MovFromNZCV

Fields

§rd: Writable<Reg>
§

Call

Fields

§info: Box<CallInfo>
§

CallInd

Fields

§info: Box<CallIndInfo>
§

ReturnCall

Fields

§callee: Box<ExternalName>
§info: Box<ReturnCallInfo>
§

ReturnCallInd

Fields

§callee: Reg
§info: Box<ReturnCallInfo>
§

Args

Fields

§args: Vec<ArgPair>
§

Rets

Fields

§rets: Vec<RetPair>
§

Ret

§

AuthenticatedRet

Fields

§key: APIKey
§is_hint: bool
§

Jump

Fields

§dest: BranchTarget
§

CondBr

Fields

§taken: BranchTarget
§not_taken: BranchTarget
§kind: CondBrKind
§

TestBitAndBranch

§

TrapIf

Fields

§kind: CondBrKind
§trap_code: TrapCode
§

IndirectBr

Fields

§rn: Reg
§targets: Vec<MachLabel>
§

Brk

§

Udf

Fields

§trap_code: TrapCode
§

Adr

Fields

§rd: Writable<Reg>
§off: i32
§

Adrp

Fields

§rd: Writable<Reg>
§off: i32
§

Word4

Fields

§data: u32
§

Word8

Fields

§data: u64
§

JTSequence

Fields

§default: MachLabel
§targets: Box<Vec<MachLabel>>
§ridx: Reg
§rtmp1: Writable<Reg>
§rtmp2: Writable<Reg>
§

LoadExtName

Fields

§rd: Writable<Reg>
§name: Box<ExternalName>
§offset: i64
§

LoadAddr

Fields

§rd: Writable<Reg>
§mem: AMode
§

Paci

Fields

§key: APIKey
§

Xpaclri

§

Bti

Fields

§targets: BranchTargetType
§

VirtualSPOffsetAdj

Fields

§offset: i64
§

EmitIsland

Fields

§needed_space: CodeOffset
§

ElfTlsGetAddr

Fields

§symbol: Box<ExternalName>
§rd: Writable<Reg>
§tmp: Writable<Reg>
§

MachOTlsGetAddr

Fields

§symbol: ExternalName
§rd: Writable<Reg>
§

Unwind

Fields

§inst: UnwindInst
§

DummyUse

Fields

§reg: Reg
§

StackProbeLoop

Fields

§start: Writable<Reg>
§end: Reg
§step: Imm12

Implementations§

source§

impl Inst

source

pub fn load_constant<F: FnMut(Type) -> Writable<Reg>>( rd: Writable<Reg>, value: u64, alloc_tmp: &mut F ) -> SmallVec<[Inst; 4]>

Create an instruction that loads a constant, using one of serveral options (MOVZ, MOVN, logical immediate, or constant pool).

source

pub fn gen_load( into_reg: Writable<Reg>, mem: AMode, ty: Type, flags: MemFlags ) -> Inst

Generic constructor for a load (zero-extending where appropriate).

source

pub fn gen_store(mem: AMode, from_reg: Reg, ty: Type, flags: MemFlags) -> Inst

Generic constructor for a store.

source

pub fn mem_type(&self) -> Option<Type>

What type does this load or store instruction access in memory? When uimm12 encoding is used, the size of this type is the amount that immediate offsets are scaled by.

Trait Implementations§

source§

impl Clone for MInst

source§

fn clone(&self) -> MInst

Returns a copy of the value. Read more
1.0.0 · source§

fn clone_from(&mut self, source: &Self)

Performs copy-assignment from source. Read more
source§

impl Debug for MInst

source§

fn fmt(&self, f: &mut Formatter<'_>) -> Result

Formats the value using the given formatter. Read more
source§

impl MachInst for Inst

§

type ABIMachineSpec = AArch64MachineDeps

The ABI machine spec for this MachInst.
§

type LabelUse = LabelUse

A label-use kind: a type that describes the types of label references that can occur in an instruction.
source§

const TRAP_OPCODE: &'static [u8] = _

Byte representation of a trap opcode which is inserted by MachBuffer during its defer_trap method.
source§

fn get_operands(&mut self, collector: &mut impl OperandVisitor)

Return the registers referenced by this machine instruction along with the modes of reference (use, def, modify).
source§

fn is_move(&self) -> Option<(Writable<Reg>, Reg)>

If this is a simple move, return the (source, destination) tuple of registers.
source§

fn is_included_in_clobbers(&self) -> bool

Should this instruction be included in the clobber-set?
source§

fn is_trap(&self) -> bool

Is this an unconditional trap?
source§

fn is_args(&self) -> bool

Is this an “args” pseudoinst?
source§

fn is_term(&self) -> MachTerminator

Is this a terminator (branch or ret)? If so, return its type (ret/uncond/cond) and target if applicable.
source§

fn is_mem_access(&self) -> bool

Does this instruction access memory?
source§

fn gen_move(to_reg: Writable<Reg>, from_reg: Reg, ty: Type) -> Inst

Generate a move.
source§

fn is_safepoint(&self) -> bool

Is this a safepoint?
source§

fn gen_dummy_use(reg: Reg) -> Inst

Generate a dummy instruction that will keep a value alive but has no other purpose.
source§

fn gen_nop(preferred_size: usize) -> Inst

Generate a NOP. The preferred_size parameter allows the caller to request a NOP of that size, or as close to it as possible. The machine backend may return a NOP whose binary encoding is smaller than the preferred size, but must not return a NOP that is larger. However, the instruction must have a nonzero size if preferred_size is nonzero.
source§

fn rc_for_type( ty: Type ) -> CodegenResult<(&'static [RegClass], &'static [Type])>

Determine register class(es) to store the given Cranelift type, and the Cranelift type actually stored in the underlying register(s). May return an error if the type isn’t supported by this backend. Read more
source§

fn canonical_type_for_rc(rc: RegClass) -> Type

Get an appropriate type that can fully hold a value in a given register class. This may not be the only type that maps to that class, but when used with gen_move() or the ABI trait’s load/spill constructors, it should produce instruction(s) that move the entire register contents.
source§

fn gen_jump(target: MachLabel) -> Inst

Generate a jump to another target. Used during lowering of control flow.
source§

fn worst_case_size() -> CodeOffset

What is the worst-case instruction size emitted by this instruction type?
source§

fn ref_type_regclass(_: &Flags) -> RegClass

What is the register class used for reference types (GC-observable pointers)? Can be dependent on compilation flags.
source§

fn gen_block_start( is_indirect_branch_target: bool, is_forward_edge_cfi_enabled: bool ) -> Option<Self>

Generate an instruction that must appear at the beginning of a basic block, if any. Note that the return value must not be subject to register allocation.
source§

fn function_alignment() -> FunctionAlignment

Returns a description of the alignment required for functions for this architecture.
source§

fn gen_imm_u64(_value: u64, _dst: Writable<Reg>) -> Option<Self>

Generate a store of an immediate 64-bit integer to a register. Used by the control plane to generate random instructions.
source§

fn gen_imm_f64( _value: f64, _tmp: Writable<Reg>, _dst: Writable<Reg> ) -> SmallVec<[Self; 2]>

Generate a store of an immediate 64-bit integer to a register. Used by the control plane to generate random instructions. The tmp register may be used by architectures which don’t support writing immediate values to floating point registers directly.
source§

fn align_basic_block(offset: CodeOffset) -> CodeOffset

Align a basic block offset (from start of function). By default, no alignment occurs.
source§

impl MachInstEmit for Inst

§

type State = EmitState

Persistent state carried across emit invocations.
§

type Info = EmitInfo

Constant information used in emit invocations.
source§

fn emit( &self, allocs: &[Allocation], sink: &mut MachBuffer<Inst>, emit_info: &Self::Info, state: &mut EmitState )

Emit the instruction.
source§

fn pretty_print_inst( &self, allocs: &[Allocation], state: &mut Self::State ) -> String

Pretty-print the instruction.
source§

impl MachInstEmitState<MInst> for EmitState

source§

fn new(abi: &Callee<AArch64MachineDeps>, ctrl_plane: ControlPlane) -> Self

Create a new emission state given the ABI object.
source§

fn pre_safepoint(&mut self, stack_map: StackMap)

Update the emission state before emitting an instruction that is a safepoint.
source§

fn ctrl_plane_mut(&mut self) -> &mut ControlPlane

The emission state holds ownership of a control plane, so it doesn’t have to be passed around explicitly too much. ctrl_plane_mut may be used if temporary access to the control plane is needed by some other function that doesn’t have access to the emission state.
source§

fn take_ctrl_plane(self) -> ControlPlane

Used to continue using a control plane after the emission state is not needed anymore.
source§

fn on_new_block(&mut self)

A hook that triggers when first emitting a new block. It is guaranteed to be called before any instructions are emitted.

Auto Trait Implementations§

§

impl Freeze for MInst

§

impl RefUnwindSafe for MInst

§

impl Send for MInst

§

impl Sync for MInst

§

impl Unpin for MInst

§

impl UnwindSafe for MInst

Blanket Implementations§

source§

impl<T> Any for T
where T: 'static + ?Sized,

source§

fn type_id(&self) -> TypeId

Gets the TypeId of self. Read more
source§

impl<T> Borrow<T> for T
where T: ?Sized,

source§

fn borrow(&self) -> &T

Immutably borrows from an owned value. Read more
source§

impl<T> BorrowMut<T> for T
where T: ?Sized,

source§

fn borrow_mut(&mut self) -> &mut T

Mutably borrows from an owned value. Read more
source§

impl<T> From<T> for T

source§

fn from(t: T) -> T

Returns the argument unchanged.

source§

impl<T, U> Into<U> for T
where U: From<T>,

source§

fn into(self) -> U

Calls U::from(self).

That is, this conversion is whatever the implementation of From<T> for U chooses to do.

source§

impl<T> Same for T

§

type Output = T

Should always be Self
source§

impl<T> ToOwned for T
where T: Clone,

§

type Owned = T

The resulting type after obtaining ownership.
source§

fn to_owned(&self) -> T

Creates owned data from borrowed data, usually by cloning. Read more
source§

fn clone_into(&self, target: &mut T)

Uses borrowed data to replace owned data, usually by cloning. Read more
source§

impl<T, U> TryFrom<U> for T
where U: Into<T>,

§

type Error = Infallible

The type returned in the event of a conversion error.
source§

fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>

Performs the conversion.
source§

impl<T, U> TryInto<U> for T
where U: TryFrom<T>,

§

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.
source§

fn try_into(self) -> Result<U, <U as TryFrom<T>>::Error>

Performs the conversion.